

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/829,523	04/22/2004	Naotoshi Nishioka	0309413/H8157US	7366
7590 07/27/2005			EXAMINER	
Roger R. Wise			HOANG, HUAN	
Pillsbury Winthrop LLP Suite 1200			ART UNIT	PAPER NUMBER
725 South Figueroa Street			2827	
Los Angeles, CA 90017-5443			DATE MAILED: 07/27/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

			X				
	Application No.	Applicant(s)	0				
	10/829,523	NISHIOKA, NAOTO	NISHIOKA, NAOTOSHI				
Office Action Summary	Examiner	Art Unit					
	Huan Hoang	2827					
The MAILING DATE of this communication ap Period for Reply	ppears on the cover shee	t with the correspondence addr	ess				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a replaced in the provided of the provided in the provided	136(a). In no event, however, ma ply within the statutory minimum of d will apply and will expire SIX (6) I te, cause the application to becom	y a reply be timely filed  f thirty (30) days will be considered timely.  MONTHS from the mailing date of this comice ABANDONED (35 U.S.C. § 133).	munication.				
Status							
1) Responsive to communication(s) filed on	·						
2a) This action is <b>FINAL</b> . 2b) ⊠ Thi	•						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4)  Claim(s) 1-8 is/are pending in the application.  4a) Of the above claim(s) is/are withdra  5)  Claim(s) is/are allowed.  6)  Claim(s) 1,4 and 8 is/are rejected.  7)  Claim(s) 2,3 and 5-7 is/are objected to.  8)  Claim(s) are subject to restriction and/s	awn from consideration.		·				
Application Papers							
9) The specification is objected to by the Examin	er.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the	•		•				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	·	- · · · · · · · · · · · · · · · · · · ·					
Priority under 35 U.S.C. § 119	·						
<ul> <li>12) Acknowledgment is made of a claim for foreig</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority document</li> <li>2. Certified copies of the priority document</li> <li>3. Copies of the certified copies of the priority document</li> <li>application from the International Burea</li> </ul>	nts have been received. nts have been received i ority documents have be	n Application No	tage				
* See the attached detailed Office action for a lis	t of the certified copies	not received.					
Attachment(s)		·					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 4 Paper No(s)/Mail Date 042204.	Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PTO-1	152)				

Application/Control Number: 10/829,523

Art Unit: 2827

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 4 and 8 are rejected under 35 U.S.C. 102(e) as being anticipated by Yahata et al..

Yahata et al. discloses a semiconductor memory device and a control method of a semiconductor memory device having all the elements and steps as recited in claims 1, 4 and 8 as follows:

an address circuit (address buffer, Fig. 1);

a write/read circuit (117, Fig. 1);

a control circuit (column 4, lines 9-16) for delaying an input timing of the write signal or read signal (column command, column 2, lines 17-18) by a given delay amount, wherein the control circuit comprises a register capable of registering control data from an outside for setting the delay amount the delay amount, and a delay circuit for delaying the write signal or the read signal by the set delay amount and outputting the delayed write signal or the read signal to the write/read circuit.

## Allowable Subject Matter

3. Claims 2, 3, 5-5are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art does not teach or suggest the following:

wherein the control circuit further comprises another register capable of registering control data from an outside for determining an assertion duration of the write data and an assertion setting circuit for setting the assertion duration of the write signal according to the registered control data so that the write circuit is activated for writing the data during the set assertion duration.

wherein the delay circuit comprises a plurality of delay lines, each delay line comprising a different number of amplifiers connected in series to define a different delay amount.

wherein the control circuit comprises an OR gate circuit, an AND gate circuit and variable delay circuits including a first delay circuit, a second delay circuit and a third delay circuit.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Huan Hoang whose telephone number is (571) 272-1779. The examiner can normally be reached on Mon-Fri 8:30AM-5:00PM.

Art Unit: 2827

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho can be reached on (571) 272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Huan Hoang Primary Examiner Art Unit 2827

HH 7/24/05.